VHDL/Verilog Synthesis & Design

Catalog Search > Engineering/Engineering Technology > EECE.5620

Course No: EECE.5620; Last Offered: Fall 2021;

Course Description

Circuit and system representations including behavioral, structural, and physical descriptions using HDL. Modeling of short and narrow MOS transistors for submission applications. Overview of CMOS technology including oxidation, epitaxy, deposition, ion implantation and diffusion essential for multi-layer vias. 2-0 and 4-0 memory structures, I/O structures and PADS. System design including structural, hierarchy, regularity, modularity and programmable gate arrays. RTL synthesis, layout and placement, design capture tools, including schematic, netlist, verification and simulation. Fast adders, sub-tractors, multipliers, dividers, ALUs, CPUs, RAMs, ROMs, row/column decoders, FIFOS, and FSMs with detailed examples. A RISC microcontroller, pipeline architecture including logic blocks, data paths, floor planning, functional verification and testing. Layout and simulation of chips as well as of PCs based on VHDL, verilog, and HILO will be encouraged. A project of industrial vigor for fabrication at MOSIS is required.

Prerequisites & Notes

  • Prerequisites: EECE 2650, EECE 3650 pre-req
  • Special Notes:
  • Credits: 3; Contact Hours: 3

Questions About This Course?

Contact the Advising Center at 978-934-2474 or Continuing_Education@uml.edu

Use the Back button in your browser to go back to search results.